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Abstract—A key concern in the design of controllers in
wireless sensor network (WSN) nodes is the ﬂexibility to execute
different control tasks involving sensing, communications and
computational resources of the node. In this paper, low power
ﬂexible controllers for WSN nodes based on reconﬁgurable
microtasks composed of an FSM and datapath are presented.
Coarse grain power gating opportunities are exploited in
FSM and datapath for low power operation in reconﬁgurable
microtasks. Power estimation results on typical benchmark
microtasks show a 2× to 5× improvement in energy efﬁciency
w.r.t a microcontroller at a cost of 5× relative to a microtask
implemented as an ASIC with higher NRE costs.
Keywords-Low power, microcontrollers, power gating, recon-
ﬁgurable hardware, wireless sensor networks
I. INTRODUCTION
Wireless Sensor Network (WSN) nodes typically need to
process signals from sensors and perform transceiver tasks
as part of wireless communications in the network. Adaptive
nodes may need to change their roles dynamically while the
internal resources of a node are also to be managed implying
that ﬂexibility of controllers is an important consideration in
the design of WSN nodes. An important aspect in the design
of WSN nodes that conﬂicts with ﬂexibility is their energy
efﬁciency. It is estimated that upto 25% of total power
budget in a node may be consumed by controllers in active
mode and a considerably higher fraction in idle mode. Hence
it is important to optimize controllers integrated within a
node for low power in both active and standby states.
In general, microcontrollers and FPGAs offer ﬂexibility
but are not energy efﬁcient as dedicated circuits. WSN
platforms described in [1] and [2] have used low-power
microcontrollers as their driving engines for control tasks.
A spectrum of low power techniques - from clock gating
to power gating and subthreshold design [3], [4] - have
been implemented in such microcontrollers. Nevertheless,
microcontrollers are far from being optimal solutions in
several applications as sequential execution of instructions
for control tasks exercise signiﬁcant logic of a microcon-
troller to cause high power consumption. Several works have
focussed on low power optimizations of island-type FPGA
architectures using subthreshold supply voltages, dynamic
voltage scaling, power-efﬁcient routing fabric [5], power
gating [6] and different circuit techniques for LUT design.
An outcome of these works has been customization of recon-
ﬁgurable systems for speciﬁc classes of energy-constrained
applications. In this paper, the intermediate design space
between dedicated ASIC solutions and microcontrollers is
explored. The focus of our work is to identify architectures
for reconﬁgurable controllers that are amenable to low power
optimizations and yet retain ﬂexibility for a variety of control
tasks in WSN nodes.
II. MICROTASK-BASED CONTROLLERS
Consider a controller that is required to execute combina-
tions ofM control tasks Ti, i = 0, 1, 2, ...,M−1 as speciﬁed
by a task ﬂow graph (Figure 1(a)). A microtask is a physical
realization of Ti and may be obtained as combination of an
FSM for control and a datapath for computations. A system
level view of realization of a task ﬂow graph as a set of
microtasks is shown in Figure 1(b). A typical structure of
microtask is shown in Figure 2.
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Figure 1. (a) A task ﬂow graph and (b) system-level view of a task ﬂow
graph.
A microtask is dedicated to execution of a speciﬁc
control task once it is generated by the design ﬂow. A
system monitor manages scheduling of microtasks according
to the task ﬂow graph. In order to exploit low-power
techniques in generated controllers, the tasks are mapped
onto microtasks in such a way that, during the operation
of the controller based on a run-to-completion semantic,
all microtasks than those required may be power-gated to
suppress leakage power. However, unlike microcontrollers,
the utility of generated microtasks is limited due to the
speciﬁcity of application. Reconﬁgurable circuits offer an
alternative in terms of ﬂexibility, particularly in speciﬁc
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Figure 2. Structure of a typical microtask Ti.
application domains like WSNs. In this paper, low power
reconﬁgurable architectures with routing fabric customized
for FSMs and variable-precision adders in datapaths targeted
towards ﬂexible microtasks are presented. We use power
gating to suppress high leakage power in nanoscale CMOS
circuits. Whereas energy savings in standby mode of system
operation due to power gating is obvious for low duty
cycle operation, it is sought to achieve active mode leakage
reduction in FSM and datapath elements by a divide and
conquer approach.
III. LOW POWER RECONFIGURABLE FSMS
A. Notations
Let at time unit t, the n primary inputs to the FSM
be denoted by the vector x(t) = [x0(t), x1(t), ..., xn−1(t)],
the m outputs of FSM by y(t) = [y0(t), y1(t), ..., ym−1(t)]
and the state vector of N -bit state register by s(t) =
[s0(t), s1(t), ..., sN−1(t)]. For notational convenience, we
use the triplet (N , n, m) to denote the FSM parameters
deﬁned above. The next-state functions of an FSM of Moore
type may be written as
si(t+ 1) =
2
(n+N−K)
−1∑
k=0
mkfi(n(mk), ..., sN−1)k (1)
where K corresponds to number of variables on which
fi(.)k depends after Shannon decomposition and
∑
denotes
logical-OR of the boolean functions. The minterm gener-
ated by ﬁrst n + N − K input variables of the sequence
xi, ..., si(t + 1) is denoted by mk. Similarly, the output
functions may be written as
yl =


2
Ns
−1∑
k=0
mkgl(n(mk), ..., sN−1)k Kop < N (Case 1),
gl(s0, ..., sN−1)k Kop ≥ N (Case 2)
(2)
where Kop denote the number of inputs of a Kop-LUT and
Ns = N − Kop. The FSM is fully reconﬁgurable if its
realization can be conﬁgured to support any set of boolean
functions fi and gl temporally. Assuming that each fi(.)k
can be realized with K-LUTs and gl(.)k with Kop-LUTs, it
can be inferred that realization of s(t+ 1) and y(t) requires
the resources as shown in Table I.
Resources Next-state functions Output functions
# LUTs
N × 2(n+N−K) m× 2Ns
K-LUTs Kop-LUTs
Decoder Size
(n+N −K)-to- (n+N −K)-to-
2(n+N−K) 2(n+N−K) (shared)
AND logic N × 2(n+N−K) m× 2(n+N−K)
OR logic 2(n+N−K) 2(n+N−K) (Case 1)
Conﬁguration Bits N × 2n+N m× 2N
Table I
RESOURCES FOR RECONFIGURABLE FSMS
B. Power Gating Opportunities in Reconﬁgurable FSMs
In this work, we seek to identify power gating oppor-
tunities in reconﬁgurable FSMs at a granularity of LUT
decoding logic to reduce leakage power. It should be noted
that to preserve conﬁguration data, the reconﬁguration mem-
ory needs to be in always-on power domain. Power gating
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Figure 3. Power gating opportunity for aggressive active mode energy
savings in a reconﬁgurable FSM.
opportunities can be identiﬁed in Figure 3 at the granularity
of a LUT and associated AND gates. This network of sleep
transistors requires as many control signals as the number
of LUTs. When the reconﬁgurable FSM is conﬁgured as
a particular FSM, its operation depends on some of the
primary inputs that possibly vary slowly and therefore,
depending on the values of those inputs all but one of the
minterms evaluate to logic 0. The decoder outputs, then can
function as control signals (SLEEPk = power gatei+m
′
k
in Figure 3) to power-gate the respective LUT while also
eliminating the need for a separate controller.
C. Overall Architecture
The overall architecture for a power-gated reconﬁgurable
FSM is shown in a schematic form in Figure 4. Each
unit of the architecture corresponds to Figure 3. N such
units constitute the logic for state register bits and m units
corresponding to FSM outputs. The power consumption at
any given time is due only to N + m LUT logic clusters
apart from blocks in always-on domain.
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Figure 4. Schematic diagram of the overall architecture of scalable power-
gated reconﬁgurable FSM.
D. Low Power Reconﬁgurable Precision Adders
In this work, we use a 32-bit adder partitioned into 4
clusters, each representing slices of 8-bit datapath along with
their input and output stages. The clusters together represent
the parallel preﬁx carry generation logic of the adder. Each
cluster, along with its input and output stages are power-
gated by sleep transistors. The sizes of sleep transistors are
approximately 10% of the total size of all transistors in the
power-gated cluster.
IV. POWER ESTIMATION AND ANALYSIS
The total average power consumption of the power-gated
architecture for a particular mapping of FSM is given by
Equation (3) in the next page, where NFSM and mFSM
are number of mapped state register bits and outputs, NCB
denotes the total number of conﬁguration bits, Pstatic,LUT ,
Pstatic,CB , Pstatic,SR, Pstatic,iso and Pstatic,IPD denote the
static power of K-LUT logic, a conﬁguration bit register,
state register bit, isolation cell and input selector-decoder
respectively. Further, Edyn,LUT and Edyn,IPD represent the
average dynamic energy components of LUT logic and
input selector-decoder due to changes in inputs. An average
activity factor for transitions is assumed by means of finp,av ,
the average rate of change of inputs. We consider the worst
case with wakeup transition for all state register bits and
outputs to account for wakeup energy Ewu.
We consider a 6-LUT for lookup table implementations
in reconﬁgurable FSM. The combinational logic of 6-LUT
is synthesized using a 65nm industrial technology library.
Switching energy for a single LUT is determined by apply-
ing 10000 sets of random inputs and computing the average
total switched load for one input set at a supply voltage of
1.0V as
EdynLUT =
Vddr1
Ninput
Ninput∑
i=1
Cswi,LUT (4)
where Cswi,LUT is the total switched capacitance of the
LUT per input set and r1 is the steady state Virtual-Vdd. The
various parameters of power-gated 6-LUT decoding logic is
shown in Table II. The total average energy consumption
Power-Gated K-LUT
Parameter
K=6
Pstatic at Vdd=1V (µW) 12.56
Mean switching snergy per
0.059pJ
state or input transition
Sleep transistor
0.54 12
width W (µm)
Steady state
980 998
Virtual-Vdd r1 (mV)
Table II
POWER-GATED K-LUT PARAMETERS FOR POWER ESTIMATION.
per operation (clock cycle) is obtained from
Eop,FSM =
Pstatic,FSM
fclk
+ Edyn,FSM . (5)
A. Energy Efﬁciency and Cost of Flexibility
A metric to measure energy efﬁciency of different realiza-
tions is the equivalent energy per instruction of a low power
microcontroller. We consider controller task implementa-
tions on openMSP430 [8], an opencores microcontroller
with an instruction set isomorphic to MSP430 used in
WSN platforms, to compare microtask based implementa-
tions across different tasks. The energy per operation of a
microtask Eop,MT is given by
Eop,MT = (Pstatic,FSM + Pstatic,adder + Pstatic,RF )/fclk
+Edyn,FSM + Edyn,adder + Edyn,RF (6)
where Pstatic,adder, Pstatic,RF , Edyn,adder and Edyn,RF
represent static power of 32-bit adder power-gated for 16-bit
addition, register ﬁle and energy per operation of adder and
register ﬁle respectively. The total energy for execution of a
task is then
Etask = NstEop,MT (7)
where Nst is the number of operations or state transitions
required to execute the task. Hence the equivalent energy
per instruction is determined as
Eeff =
Etask
Ninst
(8)
where Ninst is the number of instructions required to
execute the same task on the microcontroller. Table III shows
the metric for control tasks realized with a microcontroller,
reconﬁgurable microtasks and hardwired microtasks. Among
the three realizations, hardwired microtasks represent the
most energy efﬁcient implementation for a speciﬁc controller
since they are obtained as a result of ASIC synthesis. In
this exercise, a register ﬁle of size 16 × 16 was used.
It can be inferred from the table that among hardwired
and reconﬁgurable microtasks, the latter has about 5× cost
in the energy per operation of the benchmark microtask.
Ptotal,FSM = (NFSM +mFSM )Pstatic,LUT +NCBPstatic,CB +
2N (NFSM2
n−K +mFSM2
−Kop)Pstatic,iso +NFSM (Pstatic,IPD + Pstatic,SR) +
NFSMEdyn,IPDfinp,av + (NFSM +mFSM )(Ewu + Edyn,LUT )finp,av. (3)
Similarly among ﬂexible controller implementations, it can
be inferred that energy per instruction in microcontrollers
is typically higher than energy per operation of reconﬁg-
urable microtasks assuming that in both realizations energy
consumption is same for a control task. It should be noted
that the energy per instruction metric for openMSP430
microcontroller excludes energy due to instruction and data
memories making the comparison equitable.
Microtask [7]
Equivalent Energy per Instruction (pJ)
openMSP430 Reconﬁgurable Hardwired
(without memories) Microtasks Microtasks
Ninst Eeff Nst Eeff Nst Eeff
Crc8
30 163 71 31.60 71 8.1
(6,3,16)
receiveData
66 230 332 83.53 332 15.7
(6,3,23)
Crc16
27 170 73 41.27 73 9.3
(7,4,19)
ﬁrBasic
58 179 168 46.90 168 26.1
(7,3,21)
Table III
EQUIVALENT ENERGY PER INSTRUCTION IN THREE REALIZATIONS OF
NODE CONTROLLERS.
Table IV gives a comparison of area estimates of hard-
wired microtasks and the proposed reconﬁgurable microtask.
From a controller’s perspective, a WSN application would
Microtask
Hardwired Reconﬁgurable
Microtask(µm2) Microtask (µm2)
Crc8 3097
140522.2
receiveData 2858
Crc16 3102
ﬁrBasic 7164
Table IV
COMPARISON OF AREAS OF 16-BIT HARDWIRED AND
RECONFIGURABLE MICROTASKS.
typically require about 50 tasks to be integrated. The total
area of a controller would be the sum of areas of all
microtasks and associated system monitor and memories. In
principle, a reconﬁgurable microtask can be used in place
of hardwired microtasks by time-multiplexing tasks at the
controller level. The advantages of power gating are present
in both active and standby modes of operation.
V. CONCLUSION
A common thread in our exploration of scalable recon-
ﬁgurable architectures for low power in this paper was to
identify and power-gate unused logic for aggressive leakage
power savings in active modes of operation. An analysis
of power estimation in reconﬁgurable microtasks show that
they offer ﬂexibility with a signiﬁcantly reduced cost in
equivalent energy per instruction compared to a micro-
controller. The primary drawback of LUT-based ﬂexible
circuits is the large reconﬁguration memory that consumes
substantial power as they must always remain in ON state.
A useful approach at an architecture level is to investigate
alternate reconﬁguration mechanisms and is proposed for
future work.
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